Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Discrepencies in the readme. #24

Open
iamkarthikbk opened this issue Jul 18, 2023 · 3 comments
Open

Discrepencies in the readme. #24

iamkarthikbk opened this issue Jul 18, 2023 · 3 comments

Comments

@iamkarthikbk
Copy link

iamkarthikbk commented Jul 18, 2023

Hi.

Your readme says this:

Step-2: Clone , update the Submodule, unzip the content

   git clone https://github.com/dineshannayya/riscduino.git
   cd riscduino
   git submodule init
   git submodule update
   make unzip

but the commands don't do what is expected. has there been an update which has not been reflected in this readme ?
make unzip complains about lef/*.gz files being missing. Is there something im missing?

Thanks in advance!

@dineshannayya
Copy link
Owner

Normally I remove lef/* gds/* folder from the repo to keep git repo smaller; As these folder are need only silicon tapeout only (You can mask these unzip function inside Makefile).

Any how, I have check-in these folder back, you can resync the repo.

@Vinayakamk
Copy link

thanks ,for the reply sir,
but in verilog gl file is also broken while unziping.
as u said ,,whether i can remove gzip verliog from make file?

! image

@dineshannayya
Copy link
Owner

You can skip/bypass the zip/unzip step, there are only required for tapeout package release.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants