high instruction-level-parallelism (ILP) using Resource-Flow-Execution
-
Updated
May 26, 2024 - C
high instruction-level-parallelism (ILP) using Resource-Flow-Execution
Náčrtky a bloková schémata pro (mikro)procesory do předmětu HAW a nejen
Design and Development of AES Encryption and Decryption Modules in Verilog HDL for AES128, AES192, and AES256 Algorithms.
This repository contains an HPC (High Performance Computing) reliability benchmark, carrying out fault injection experiments on a variety of HPC applications, targeting BLAS (Basic Linear Algebra Subroutines) GEMM (GEneral Matrix Multiply) operations.
Some basic logical chips in an arbitrary HDL format
Some utility programs I created to help simplify my life wrt hw development tool usage
Hardware Description (and Simulation) Library
Sumador de dos números de dos dígitos cada uno codificados en ASCII estándar en 7 bits. Restricción: realizar la suma en binario natural.
RISCV processor done in both single cycle and pipeline (with CSR support) form.
Hardware Design Program Hosting By VLSI System Design (https://www.vlsisystemdesign.com/)
Working-zone encoding: Digital Devices Project, Final Examination 2019/2020 - Politecnico di Milano
unipolar dummy load testing utility
Project for Computer Design course.
Hardware-Scheduled Pipeline Processor in VHDL
Instruction Set Architecture and pipeline to implement a new operation in the computer hardware.
Projeto de relógio digital com projeto de arquitetura, assembler e assembly. Feito como Projeto 1 da disciplina Design de Computadores, do 6° semestre de Engenharia da Computação do Insper.
KiCad project and OpenSCAD model for a custom NeoPixel ring which uses a USB-C socket to interface with LEDswarm controller mainboards.
Add a description, image, and links to the hardware-design topic page so that developers can more easily learn about it.
To associate your repository with the hardware-design topic, visit your repo's landing page and select "manage topics."