RISC-V
Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.
Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.
Here are 850 public repositories matching this topic...
hello world in bare-metal rust / risc-v.
-
Updated
Aug 26, 2023 - Rust
Some exercises of ASM for RISC-V processors made during my first year of university
-
Updated
May 4, 2023 - Assembly
RISC-V Interpreter based on the Cornell University's Interpreter
-
Updated
May 19, 2023 - JavaScript
-
Updated
Dec 12, 2023
Various programs written in Assembly for RISC-V CPUs
-
Updated
Apr 25, 2021 - Assembly
HiFive01-RevB is the SiFive's RISC-V based board
-
Updated
Nov 14, 2023 - C