sdram
Here are 40 public repositories matching this topic...
Basic implementation of SDRAM controller for De0-nano board.
-
Updated
Jun 2, 2024 - Verilog
SPD Reader & Writer with Software Write Protection capabilities supporting Arduino and SMBus
-
Updated
Jun 9, 2024 - C#
High-Speed SystemVerilog SDRAM Controller
-
Updated
Jan 27, 2024 - SystemVerilog
Design Verification of Flash, UART, and SDRAM controller for a 32 bit embedded RISC microprocessor using cocotb.
-
Updated
Oct 15, 2023 - Verilog
A HDL SDRAM controller designed for retro hardware and FPGAs
-
Updated
Jun 25, 2023 - SystemVerilog
L2 R4: Synwit 150MHz Cortex-M33 LCD MCU (SWM34S)
-
Updated
Feb 12, 2023 - C
SDRAM Controller, written by SystemVerilogHDL, supporting passing parameters including CAS Latency(CL), burst mode enable and burst length, using writing and reading control signal as request/response handshake bus protocol
-
Updated
Jul 1, 2022 - HTML
Simple SDRAM controller written in SystemVerilog
-
Updated
Jun 1, 2022 - SystemVerilog
A cache controller implementation in VHDL for the demonstration of SRAM and SDRAM.
-
Updated
May 6, 2022 - C
SDR SDRAM Controller with Avalon-MM bus; [Bugged, deprecated]
-
Updated
Apr 11, 2022 - Verilog
🛠 A SDRAM controller in Verilog HDL
-
Updated
Mar 21, 2022 - Verilog
Improve this page
Add a description, image, and links to the sdram topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the sdram topic, visit your repo's landing page and select "manage topics."