Skip to content

The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pipeline CPU supports the entire RV32IM ISA which contains 45 instructions. The designed pipeline CPU was implemented using behavioral modeling in verilogHDL and icarus Verilog was used compile and simulate. gtkWa…

Notifications You must be signed in to change notification settings

cepdnaclk/e16-co502-RV32IM-pipeline-implementation-group1

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 

Repository files navigation


RV32IM pipeline implementation

RV32IM pipeline implementation

How to run a simple program in pipeline CPU

  1. Add the assembly program to code /cpu directory.

  2. Run the script test-program.sh with the program file as the arguemnt ./test-program.sh program.s

    Now cpu_pipeline_wavedata.vcd will be created in /cpu/cpu_pipeline directory.

  3. Open cpu_pipeline_wavedata.vcd with gtkwave to observe the signal changes.

IMPORTANT!

iverilog version 11 is required, Lower version of iverilog other than 11 will cause unexpected outputs.

About

The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pipeline CPU supports the entire RV32IM ISA which contains 45 instructions. The designed pipeline CPU was implemented using behavioral modeling in verilogHDL and icarus Verilog was used compile and simulate. gtkWa…

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published