learn the combinational and sequential logic circuit.
-
Updated
Jun 13, 2024 - SystemVerilog
learn the combinational and sequential logic circuit.
Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology
RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.
Example to control VCS simulation with a C/C++ program. This involves VCS output a shared object instead of an executable (simv).
Add a description, image, and links to the synopsys-vcs topic page so that developers can more easily learn about it.
To associate your repository with the synopsys-vcs topic, visit your repo's landing page and select "manage topics."